Verilog FPGA

Lesson 00: General Requirements for FPGA Laboratories
Lesson 01: Create a New FPGA Project using Quartus Prime Standard
Lesson 02: Verilog HDL Overview
Lesson 03: Variables and Data Types
Lesson 04: Scalars, Vectors, and Arrays
Lesson 05: Operands, Expressions, and Operators
Lesson 06: Modules and Ports
Lesson 07: Modeling Digital Circuits in Verilog
Lesson 08: Combinational Behavioral Modeling
Lesson 09: Sequential Behavioral Modeling
Lesson 10: Reset, Registers, and Counters in Verilog
Lesson 11: Testbench
Lesson 12: Run Simulation on ModelSim (Pre-Simulation)
Lesson 13: Finite State Machines (FSM)
Lesson 14: Memories in Verilog
Lesson 15: Tasks, Functions, and Directives
Lesson KB 01: Altera Quartus Prime Installation and Initial Setup Guide
Lesson KB 02: Intel DE10-Lite Board
Lesson KB 03: Intel FPGA M9K Embedded Memory Blocks
Lesson KB 04: Verilog FAQ
Lesson KB 05: Synthesizable Coding of Verilog
Lesson KB 06: Understanding the SDC File in FPGA Design
© 2026 Air Supply Information Center (Air Supply BBS)