Home
LEARN
TI Tiva Series
PSoC5LP
PSoC 6
Embedded C/C++
OOP - C++
MATLAB
Circuit Analysis
Digital Logic Design
Verilog FPGA
Embedded Info
LABS
TI Tiva Series Lab
PSoC5LP Lab
PSoC 6 Lab
C/C++ in the Lab
Electrical Measurements and Circuits
Verilog FPGA Lab
Digital Logic Lab
MIPS CPU (Verilog FPGA)
Projects
Embedded Projects (Microcontroller)
ABOUT ME
Lesson 17: Timer - Input Edge-Count Mode
Previous article: Lesson 16: Timer - One-Shot/Periodic Time Mode
Prev
Next article: Lesson 18: Timer - Inputer Capture (Input Edge-Time) Mode
Next
Home
LEARN
LABS
Projects
ABOUT ME