Lesson 06: Modules and Ports

Verilog describes a digital system as a set of modules. A module is the main building block in Verilog which contains the statements specifying the circuit and it can be compared to functions() in C language. Modules can be embedded within other modules, and a higher-level module can connect with its lower-level modules using their input and output ports.