Home
LEARN
TI Tiva Series
PSoC5LP
PSoC 6
Embedded C/C++
OOP - C++
MATLAB
Circuit Analysis
Digital Logic Design
Verilog FPGA
Embedded Info
LABS
TI Tiva Series Lab
PSoC5LP Lab
PSoC 6 Lab
C/C++ in the Lab
Electrical Measurements and Circuits
Verilog FPGA Lab
Digital Logic Lab
MIPS CPU (Verilog FPGA)
Projects
Embedded Projects (Microcontroller)
ABOUT ME
Pin Connection and Configuration
FIll the Pin Configuration table based on the circuit diagram:
Device.
Connector
Port.Pin
Signal Type
PCTL
Direction
:
Drive Mode
Interrupt
Enable
Trigger Mode
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
0_
1-
↑
↓
Previous article: GPIO Initialization and Configuration for TI Tiva LaunchPad
Prev
Next article: PWM Configuration for TI Tiva LaunchPad
Next
Home
LEARN
LABS
Projects
ABOUT ME