FPGA Lab 05: Simulation and Testbench

Objective

  • Learn how to generate a clock signal in the testbench
  • Learn writing and using testbench in Verilog

Required Reading Material

Background Information

Lab Experiment