|
Lesson 00: General Requirements for FPGA Laboratories
|
|
Lesson 01: Create a New FPGA Project using Quartus Prime Standard
|
|
Lesson 02: Verilog HDL
|
|
Lesson 03: Data Types
|
|
Lesson 04: Verilog Scalar, Vector, and Array
|
|
Lesson 05: Expressions, Operands, and Operators
|
|
Lesson 06: Modules and Ports
|
|
Lesson 07: Gate-Level Modeling
|
|
Lesson 08: Switch (Transistor)-Level Modeling
|
|
Lesson 09: Dataflow Modeling
|
|
Lesson 10: Behavioral Modeling
|
|
Lesson 11: Tasks and Functions
|
|
Lesson 12: Testbench
|
|
Lesson 13: Run Simulation on ModelSim (Pre-Simulation)
|
|
Lesson 14: State Machines
|
|
Lesson 15: Memories in Verilog
|
|
Lesson A01: DE10-Lite Board
|
|
Lesson A02: Intel FPGA M9K Embedded Memory Blocks
|
|
Lesson KB 01: Verilog FAQ
|
|
Lesson KB 02: Synthesizable Coding of Verilog
|
